Please type a plus sign (+) inside this box -> | +

PTO/SB/05 (1/98)
Approved for use through 09/30/2000. OMB 0651-0032
Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number

UTILITY PATENT APPLICATION TRANSMITTAL

Attorney Docket No. 3818.1US (98-0887.1) First Inventor or Application Identifier Tongbi Jiang TAPE SAME Title

Only for new nonprovisional applications under 37 CFR 1.53(b))

APPLICATION ELEMENTS

Title	TAPE ATTACHMENT CH SAME	HIP-ON-BOAR	D ASSEMBLIES	AND M	ETHODS (OF FABRIC	ATING TH
Expres	s Mail Label No.	EL500	2461970	JS			
nts.	ADDRES	SS TO: 1	Assistant Co Box Patent A Washington	Applica	tion	or Patents	-ব
	6. Mic	crofiche Co	omputer Pro	gram	(Appen	dix)	TO

See WEEF Chapter 800 concerning utility patent application contents.				Washington, DC 20231					
	ee Transmittal Form (e.g., PTO/SB ubmit an original, and a duplicate for fee p		6. Microfiche Computer Program (Appendix)						
2. X Sp		cation [Total Pages 21] 7. Nucleotide and/or Amino Acid Sequence Submission w							
	Descriptive title of the Invention		a. Computer Readable Copy						
	Cross References to Related Applicat Statement Regarding Fed sponsored I			b. Paper Copy (identical to computer copy)					
- F	Reference to Microfiche Appendix			c. Statement verifying identity of above copies					
	Sackground of the Invention								
	rief Summary of the Invention Brief Description of the Drawings (<i>if fil</i>	ed)	ACCOMPANYING APPLICATION PARTS						
	Detailed Description	<i>-</i>	8. Assignment Papers (cover sheet & document(s))						
- C	Claim(s)		9. 37 C.F.R.§3.73(b) Statement (when there is an assignee) Power of Attorney						
A	bstract of the Disclosure								
3. X Dra	rawing(s) (35 U.S.C. 113) [Total Sheets 20] 10. English Translation Document (if applicable)								
4. Oath or D	Declaration [Total Pa	ges 1]	11.	Information Disclosure Copies of IDS Statement (IDS)/PTO-1449 Citations					
а.	Newly executed (original or copy) 12. Preliminary Amendment								
b. [Copy from a prior application (37 C.F.R. § 1.63(d)) (for continuation/divisional with Box 17 completed) (Should be specifically itemized)								
	[Note Box 5 below] [Note Box 5 below] * Small Entity								
	Signed statement attached deleting 14. Statement(s) Statement								
	inventor(s) named in the		15.	(PTO/SB/09-12) Status still proper and desired Certified Copy of Priority Document(s)					
5. X Inco	see 37 C.F.R. §§ 1.63(d) rporation By Reference (useable if Bo)	(4b is checked)] 3.	(if foreign priority is claimed)					
The	The entire disclosure of the prior application, from which a copy of the oath or declaration is supplied under Box 4b, is								
cons	sidered to be part of the disclosure of	the accompanying	* A n	new statement is required to be entitled to pay small entity fees, exce					
appli	ication and is hereby incorporated by	reference therein	. wher	ere one has been filed in a prior application and is being relied upon.					
		ropriate box, and sup	pply the	e requisite information below and in a preliminary amendment:					
☐ c	ontinuation X Divisional Co	ntinuation-in-part (CII	P)	of prior application No ⁻ 09 <u>/</u> 223,059					
Prior ap	oplication information: Examiner ${ t A}$. (Group / Art Unit: 2814					
	18. C	ORRESPONDE	NCE /	ADDRESS					
Customer Number or Bar Code Label (Insert Customer No. or Attach bar code label here) Customer Number or Bar Code Label (Insert Customer No. or Attach bar code label here)									
Name	James R. Duzan								
rvanic	Trask, Britt & Rossa			_					
Address	P.O. Box 2550								
Muule88									
City	Salt Lake City	State [Jtah	Zip Code 84110					
Country	U.S.A.		801)						
Name (P	Pant/Type) James R. Duzan			Registration No (Attorney/Agent) 28, 393					
-									

Signature Date 04/05/2000

Burden Hour Statement: This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Box Patent Application, Washington, DC 20231.

NOTICE OF EXPRESS MAILING

Express Mail Mailing Label Number: EL500246197US

Date of Deposit with USPS: April 5, 2000

Person making Deposit: Jared S. Turner

APPLICATION FOR LETTERS PATENT

for

TAPE ATTACHMENT CHIP-ON-BOARD ASSEMBLIES AND METHODS OF FABRICATING SAME

Inventor: Tongbi Jiang

Attorney: James R. Duzan Registration No. 28,393 TRASK, BRITT & ROSSA P.O. Box 2550 Salt Lake City, Utah 84110 (801) 532-1922

TAPE ATTACHMENT CHIP-ON-BOARD ASSEMBLIES AND METHODS OF FABRICATING SAME

5

10

15

20

25

BACKGROUND OF THE INVENTION

<u>Cross Reference to Related Application</u>: This application is a divisional of application Serial No. 09/223,059, filed December 30, 1998, pending.

<u>Field of the Invention</u>: The present invention relates to a "chip-on-board" (COB) semiconductor assembly and, more particularly, to a method and apparatus for reducing stress resulting from lodging of filler particles present in encapsulant and glob top materials between a surface of a semiconductor die and a corresponding surface of a semiconductor substrate and for visual inspection of the attachment of the semiconductor die to the semiconductor substrate with the use of tape attachment material.

State of the Art: Definitions: The following terms and acronyms will be used throughout the application and are defined as follows:

COB - Chip-On-Board: The techniques used to attach a semiconductor die to a semiconductor substrate, such as a printed circuit board.

Glob Top: A glob of encapsulant material (usually epoxy or silicone or a combination thereof) surrounding a semiconductor die or portion thereof in a COB assembly.

Wire Bonding: Conductive wires attached between a semiconductor die and a circuit board or leadframe to form an electrical connection therebetween.

TAB - Tape Automated Bonding: Conductive traces are formed on a dielectric film such as a polyimide (the structure also being termed a "flex circuit"), and the film is precisely placed to electrically connect a semiconductor die and a circuit board or leadframe through the conductive traces. Multiple connections are simultaneously effected.

* * * * *

10

15

20

25

FIGS. 14 and 15 illustrate exemplary COB assemblies 200 each comprising a semiconductor die 202 back-bonded with an adhesive layer 204 to a semiconductor substrate 206. The semiconductor die 202 is in electrical communication with the semiconductor substrate 206 through electrical elements extending between bond pads 208 on the semiconductor die 202 and traces 212 on the semiconductor substrate 206. The electrical elements are generally bond wires 214, as illustrated in FIG. 14, or TAB connections 216, as illustrated in FIG. 15.

In wire bonding, as illustrated in FIG. 14, a plurality of bond wires 214 is attached, one at a time, to each bond pad 208 on the semiconductor die 202 and extends to a corresponding lead or trace 212 on the semiconductor substrate 206. The bond wires are generally attached through one of three industry-standard wirebonding techniques: ultrasonic bonding - using a combination of pressure and ultrasonic vibration bursts to form a metallurgical cold weld; thermocompression bonding - using a combination of pressure and elevated temperature to form a weld; and thermosonic bonding - using a combination of pressure, elevated temperature, and ultrasonic vibration bursts.

With TAB, as illustrated in FIG. 15, TAB connectors 216 (generally metal leads carried on an insulating tape, such as a polyimide) are attached to each bond pad 208 on the semiconductor die 202 and to a corresponding lead or trace 212 on the semiconductor substrate 206.

An encapsulant 218, such as a plastic resin, is generally used to cover the bond wires 214 (FIG. 14) and TAB connectors 216 (FIG. 15) to prevent contamination, aid mechanical attachment of the assembly components, and increase long-term reliability of the electronics with reasonably low-cost materials.

An exemplary technique of forming the encapsulant 218 is molding and, more specifically, transfer molding. In the transfer molding process (and with specific reference to COB die assemblies), after the semiconductor die 202 is attached to the semiconductor substrate 206 (e.g., FR-4 printed circuit board) and electrical connections made (by wire bonding or TAB) to form a die assembly, the die assembly is placed in a mold cavity in a transfer molding machine. The die assembly is thereafter encapsulated

10

15

20

25

in a thermosetting polymer which, when heated, reacts irreversibly to form a highly cross-linked matrix no longer capable of being re-melted. Additionally, another common manner of forming encapsulants for COB assemblages is "glob top" polymeric encapsulation. Glob top encapsulation can be applied by dispensing suitably degassed material from a reservoir through a needle-like nozzle onto the die assembly.

The thermosetting polymer of transfer molding generally is comprised of three major components: an epoxy resin, a hardener (including accelerators), and a filler material. Other additives such as flame retardants, mold release agents and colorants are also employed in relatively small amounts. Furthermore, glob top encapsulation can comprise a non-linear thixotropic material that also includes fillers to achieve the desired degree of thixotropy.

While many variations of the three major components are known in the art, the present invention focuses on the filler materials employed and their effects on the active semiconductor die surfaces and corresponding semiconductor substrate surfaces.

Filler materials are usually a form of fused silica, although other materials such as calcium carbonates, calcium silicates, talc, mica and clays have been employed for less rigorous applications. Powdered fused quartz is currently the primary filler used in encapsulants. Fillers provide a number of advantages in comparison to unfilled encapsulants. For example, fillers reinforce the polymer and thus provide additional package strength, enhance thermal conductivity of the package, provide enhanced resistance to thermal shock, and greatly reduce the cost of the polymer in comparison to its unfilled state. Fillers also beneficially reduce the coefficient of thermal expansion (CTE) of the composite material by about fifty percent in comparison to the unfilled polymer, resulting in a CTE much closer to that of the silicon or gallium arsenide die. Filler materials, however, also present some recognized disadvantages, including increasing the stiffness of the plastic package, as well as the moisture permeability of the package.

Two problems encountered in transfer molding are bond wire sweep and connection detachment. Bond wire sweep occurs in wire bonded packages wherein the

10

15

20

25

encapsulant material, which is injected into the mold under pressure, deforms the bond wires which can cause shorting. Connection detachment can occur in either TAB connections 216 or bond wires 214, wherein stresses created by the pressurized encapsulant material result in the detachment of the TAB connections 216 or bond wires 214 from either the bond pad 208 or the trace 212.

To alleviate this problem and to reduce the thickness of the semiconductor assembly, as illustrated in FIG. 16, a technique of face-down attachment of a semiconductor die 232 onto a semiconductor substrate 234 with an adhesive tape 236 has been developed. With this technique, the semiconductor substrate 234 has an opening 238 therethrough with electrical connections 240 (shown as bond wires) extending through the opening 238 to connect the bond pads 242 on an active surface 262 of the semiconductor die 232 to the traces 244 on an active surface 250 of the semiconductor substrate 234. The adhesive tape 236 used in these assemblies is generally narrow and does not extend to an edge 246 of the semiconductor die 232, resulting in exterior voids 248, and does not extend to an edge 252 of the opening 238, resulting in interior voids 254. The opening 238 is filled and the electrical connections 240 are covered with a glob top material 256 injected into the opening 238, as shown in FIG. 17. Thus, the electrical connections 240 are protected from bond wire sweep and connection detachment. As shown in FIG. 18, an encapsulant material 258 is molded over the semiconductor die 232.

Unfortunately, a significant disadvantage of using glob top materials and encapsulant materials having filler particles is the potential for damage to the active surface 262 of the semiconductor die 232 and/or a back surface 264 of the semiconductor substrate 234 resulting from the lodging or wedging of filler particles 266 between the semiconductor die active surface 262 and the semiconductor substrate back surface 264, as shown in FIGS. 19 and 20.

As shown in FIG. 19, which is an enlarged view of the inset 19 of FIG. 17, if filler particles 266 are used in the glob top material 256, the filler particles 266 may be jammed between the semiconductor die active surface 262 and the semiconductor substrate back

10

15

20

25

surface 264 within the interior void 254. Furthermore, as shown in FIG. 20, which is an enlarged view of the inset 20 of FIG. 18, if filler particles 266 are used in the encapsulant material 258, the filler particles 266 may also be jammed between the semiconductor die active surface 262 and the semiconductor substrate back surface 264 within the exterior void 248 due to non-uniform polymer flow patterns and flow imbalances of the encapsulant material 258 in the mold cavity during transfer molding. The jammed filler particles 266 place the semiconductor die active surface 262 and the semiconductor substrate back surface 264 under residual stress at the points of contact with the jammed filler particles 266. The particles may then damage or crack the semiconductor die active surface 262 and/or the semiconductor back surface 264 when the assembly is stressed (*i.e.*, mechanically, thermally, electrically, etc.) during post-encapsulation handling and testing. This damage can result in failure of the semiconductor assembly, alteration of the performance characteristics, and/or, if the damage is not immediately detected, unanticipated shortening of device life.

While it is possible to employ a lower volume of filler particles 266 in the encapsulant material 258 to reduce the potential for the filler particles 266 lodging or wedging, a drastic reduction in filler volume raises costs of the polymer to unacceptable levels. Additionally, while the size of the filler particles 266 may be reduced to reduce the potential for the filler particles 266 lodging or wedging, currently available filler technology imposes certain limitations as to practical beneficial reductions in particle size and in the shape of the filler particles 266. Furthermore, while it is desirable that filler particles 266 be of generally spherical shape, it has thus far proven impossible to eliminate non-spherical flakes or chips which when jammed between the semiconductor die active surface 262 and the semiconductor back surface 264 are more prone to damage the semiconductor die active surface 262 and/or the semiconductor back surface 264. Moreover, an underfilling could be used to seal the interior voids 254 and the exterior voids 248. However, such underfilling would be prohibitively expensive.

The problem of semiconductor assembly damage due to jammed filler particles 266 in association with assembly stressing (*i.e.*, mechanically, thermally,

10

15

20

25

electrically, etc.) during post-encapsulation handling and testing will continue to worsen as ongoing advances in design and manufacturing technology provide increasingly thinner conductive, semiconductive, and dielectric layers. The resulting semiconductor assemblies will be more susceptible to stressing due to the minimal strength provided by the minute widths, depths and spacings of the constituent elements of the semiconductor assemblies. Thus, with increasing stress susceptibility, the semiconductor assemblies are more prone to damage from jammed filler particles 266.

In addition to solving the problems associated with filler particle 266 lodging and damage, it is desirable to improve the ability to visually inspect for proper attachment of the semiconductor die 232 to the semiconductor substrate 234 (*i.e.*, inspect for misaligned or missing adhesive tape 236). Prior art COB die assemblies have been unsuccessful, not only in preventing damage due to the filler particles 266, as explained above, but also in providing an eye point for enhanced visual inspection (generally by a computerized optical detection apparatus) of the proper attachment of the semiconductor die 232 to the semiconductor substrate 234 prior to encapsulation.

This lack of proper inspection is generally due to the use of narrow adhesive tape 236 which does not extend to an edge 246 of the semiconductor die 232, nor to an edge 252 of the opening 238, as shown in FIGS. 14-18 and as discussed above. The use of such narrow adhesive tape 236 makes visual inspection of the proper tape attachment extremely difficult, because inspection must be made by looking longitudinally between the semiconductor die 232 and the semiconductor substrate 234 along the respective attachment surfaces where spacing is microscopic. Visual inspection cannot be made looking vertically either (*i.e.*, looking upward through the opening 238 or downward at the semiconductor substrate back surface 264) because the adhesive tape 236 is enclosed between the semiconductor die 232 and the semiconductor substrate 234. Furthermore, the use of narrow adhesive tape 236 also limits the contact surface area available for semiconductor die 232 to semiconductor substrate 234 adhesion and attachment.

Furthermore, it is desirable to increase or enhance the stability of the semiconductor assembly in order to reduce or eliminate localized stress failures occurring

during encapsulation. These failures can cause subsequent cracking. Semiconductor assembly stability, in the past, has been approached from the perspective of improving adhesives employed with carrier films, rather than by sealing the gaps or spaces between the semiconductor substrate and the semiconductor die.

5

U.S. Patent 5,733,800 issued March 31, 1998 to Moden ("the Moden patent") discloses a "leads over chip" (LOC) die assembly, wherein a seal between a leadframe and a die is created by underfill material introduced into and extending between the bonding location of the die and the edge of the die. However, the Moden patent relates to an LOC assemblage which utilizes a narrow tape segment and requires the added expense of introducing underfill material in between the leadframe and the semiconductor die in order to seal the gap or space proximate the tape segment. In addition, the use of LOC assemblages, as in the Moden patent, does not create the type of visual inspection problems discussed above and inherent in COB assemblages because tape segments can be viewed when looking between leads of the leadframe.

15

10

Additionally, U.S. Patent 5,466,888 issued November 14, 1995 to Beng et al. ("the Beng patent") discloses a LOC semiconductor device utilizing an electrically insulating film interposed between the leads and the chip for strengthening adherence of the film to packaging material and to the chip. However, as with the Moden patent, the Beng patent relates to a LOC assemblage.

20

From the foregoing, the prior art has neither provided for visual die assembly inspection, nor recognized the stress phenomenon associated with encapsulant materials having filler particles with COB assemblies. Thus, it can be appreciated that it would be advantageous to develop a semiconductor assembly and a technique to fabricate the same which eliminate potential damage due to filler particles and allow for pre-encapsulation semiconductor die to semiconductor substrate attachment and sealing visual inspection.

SUMMARY OF THE INVENTION

The present invention relates to an apparatus and a method for preventing damage to a semiconductor assembly due to encapsulation filler particles causing damage to the semiconductor die active surface and/or to a corresponding substrate surface. The present invention also provides a semiconductor assembly which allows for visual inspection of the semiconductor die to semiconductor substrate attachment.

One embodiment of the present invention comprises a semiconductor die assembly including a semiconductor substrate having an opening defined therethrough and a semiconductor die having a plurality of electrical connection areas, such as bond pads and hereinafter referred to as "bond pads", on an active surface thereof. The semiconductor die is attached to the semiconductor substrate such that the bond pads are aligned with the semiconductor substrate opening. The semiconductor die is attached to the semiconductor substrate with an adhesive tape which preferably extends proximate an edge of the semiconductor die and proximate an edge of the semiconductor substrate opening. Such an adhesive tape configuration maximizes the contact area between the semiconductor die and the semiconductor substrate. This increased contact area assists in preventing the semiconductor die from flexing, twisting, or bending away from the semiconductor substrate, thus reducing or eliminating localized stress failures occurring during subsequent molding processes.

Electrical connections are then attached between the semiconductor die bond pads and traces on an active surface of the semiconductor substrate through the semiconductor substrate opening. The semiconductor substrate opening is filled and the electrical connections are covered with a glob top material injected into the opening. The adhesive tape extending proximate the semiconductor substrate opening edge substantially prevents glob top material from residing between the semiconductor die active surface and the semiconductor substrate back surface, thereby virtually eliminating previously discussed problems associated with filler particles used in the glob top material.

An encapsulant material is molded over the semiconductor die and the glob top material. Again, the adhesive tape extending proximate the semiconductor die edge

20

5

10

15

substantially prevents encapsulant material from residing between the semiconductor die active surface and the semiconductor substrate back surface, thereby eliminating previously discussed problems associated with filler particles used in the encapsulant material.

5

In another embodiment of the present invention, the adhesive tape is extended past the semiconductor substrate opening edge to provide a detectable surface within the semiconductor substrate opening. The adhesive tape detectable surface can be visually detected through the semiconductor substrate opening. Thus, a visual inspection system may be used to detect the presence and/or misalignment of the adhesive tape. Thus, a conductive tape can be sized and configured both to prevent filler particle lodging and to allow for visual detection of the presence and/or misalignment of the adhesive tape. It is, of course, understood that the adhesive tape may also extend past the semiconductor die edge.

15

10

20

25

In another embodiment of the present invention, the adhesive tape includes a carrier film which carries the first adhesive layer on a first planar surface of the carrier film and a second adhesive layer on a second planar surface of the carrier film. The first adhesive layer and the second adhesive layer are preferably different adhesives. The use of differing adhesives compensates for the disparity in thermal expansion values typically existing between semiconductor substrates and semiconductor dice. For example, the first adhesive layer may be used to attach the carrier film to the semiconductor die active surface, wherein the first adhesive layer would be selected to accommodate the coefficient of thermal expansion (CTE), adhesion, and modulus properties of the semiconductor die. The second adhesive layer may be used to attach the carrier film to the semiconductor substrate back surface, wherein the second adhesive layer would be selected to accommodate the CTE, adhesion, and modulus properties of the semiconductor substrate. Additionally, the adhesive tape may include only the first adhesive layer laminated with the second adhesive layer without the use of a carrier film. Such a configuration is acceptable so long as the configuration prevents filler particle penetration, as described above. Furthermore, the first adhesive layer and the second

10

15

20

25

adhesive layer could be of varying thicknesses as needed or required for a specific semiconductor assembly.

Additionally, at least one fillet can be created at the junction between an adhesive layer and the semiconductor die active surface and/or the semiconductor substrate. Filleting of the adhesive layers is caused by flow of the material in the adhesive layers during attachment of the semiconductor die to the semiconductor substrate by processes known in the art, such as heating processes, which causes the adhesive layers to momentarily flow out from the space between the semiconductor die and the carrier film and out from the space between the carrier film and the semiconductor substrate, and thereafter solidify. The degree of filleting can be manipulated by varying the thickness of the adhesive layers. Such filleting of the adhesive layers accords additional protection against the possibility of filler particles lodging or wedging between the adhesive layers and the semiconductor die and/or the semiconductor substrate.

BRIEF DESCRIPTION OF THE SEVERAL VIEWS OF THE DRAWINGS

While the specification concludes with claims particularly pointing out and distinctly claiming that which is regarded as the present invention, the advantages of this invention can be more readily ascertained from the following description of the invention when read in conjunction with the accompanying drawings in which:

- FIG. 1 is a cross-sectional side view of an intermediate semiconductor assembly of the present invention;
- FIG. 2 is a cross-sectional side view of an adhesive tape material according to the present invention;
- FIG. 3 is a cross-sectional side view of an intermediate semiconductor assembly including bond wire connections according to the present invention;
- FIG. 4 is a cross-sectional side view of an intermediate semiconductor assembly including TAB connections according to the present invention;
- FIG. 5 is a cross-sectional side view of an intermediate semiconductor assembly including a glob top encapsulation according to the present invention;

10

15

20

- FIG. 6 is a cross-sectional side view of a semiconductor assembly shielded by an encapsulation material according to the present invention;

 FIG. 7 is a cross-sectional side view of an intermediate semiconductor assembly including an extended adhesive tape according to the present invention;

 FIG. 8 is a cross-sectional side view of inset 8 of FIG. 7 according to the present invention;
- FIG. 9 is a bottom plan view along line 9-9 of FIG. 7 of an intermediate semiconductor assembly according to the present invention;
- FIG. 10 is a cross-sectional side view of another intermediate semiconductor assembly including an extended adhesive tape according to the present invention;
- FIG. 11 is a cross-sectional side view of an embodiment of filleting of the adhesive layers according to the present invention;
- FIG. 12 is a cross-sectional side view of another embodiment of filleting of the adhesive layers according to the present invention;
- FIG. 13 is a cross-sectional side view of yet another embodiment of filleting of the adhesive layers according to the present invention;
- FIGS. 14 and 15 are cross-sectional side views of prior art back bonded semiconductor assemblies;
- FIG. 16 is a cross-sectional side view of a prior art intermediate semiconductor assembly;
- FIG. 17 is a cross-sectional side view of the prior art intermediate semiconductor assembly of FIG. 16 having a glob top encapsulation;
- FIG. 18 is a cross-sectional side view of the prior art intermediate semiconductor assembly of FIG. 17 shielded by an encapsulation material;
 - FIG. 19 is a cross-sectional side view of inset 19 of FIG. 17; and
 - FIG. 20 is a cross-sectional side view of inset 20 of FIG. 18.

10

15

DETAILED DESCRIPTION OF THE INVENTION

FIGS. 1-13 illustrate various views of semiconductor assemblies according to the present invention. It should be understood that the illustrations are not meant to be actual views of any particular semiconductor assembly, but are merely idealized representations which are employed to more clearly and fully depict the present invention than would otherwise be possible. Additionally, elements common between FIGS. 1-13 retain the same numerical designation.

FIG. 1 illustrates an embodiment of an intermediate semiconductor die assembly 100 according to the present invention, wherein a semiconductor die 102, such as those known in the art, extends over and is attached to a semiconductor substrate 104 having an opening 106 defined therein. The semiconductor substrate 104 can be an FR-4 printed circuit board, a ceramic substrate or other known substrates including multiple layered substrates. In addition, the present invention is not intended to be limited to the use of one substrate per die assembly.

For purposes of illustration, the semiconductor die 102 can comprise memory devices, such as dynamic random access memory (DRAM) and static random access memory (SRAM), and other semiconductor devices wherein COB assemblies are used.

Adhesive tape 108 is positioned between the semiconductor die 102 and the semiconductor substrate 104 on opposing sides of the semiconductor substrate opening 106, thereby attaching an active surface 112 of the semiconductor die 102 to a back surface 114 of the semiconductor substrate 104. The adhesive tape 108 is preferably a planar dielectric or insulative carrier film 116 having a first adhesive layer 118 on a first planar surface 122 of the carrier film 116 and a second adhesive layer 124 on a second planar surface 126 of the carrier film 116, as shown in FIG. 2.

Referring back to FIG. 1, the adhesive tape 108 (shown generally as a width) preferably extends proximate an edge 128 of the semiconductor die 102 and proximate an edge 132 of the semiconductor substrate opening 106. Such a configuration of the adhesive tape 108 maximizes the contact area between the semiconductor die 102 and the semiconductor substrate 104. This increased contact area assists in preventing the

25

10

15

20

25

semiconductor die 102 from flexing, twisting, or bending away from the semiconductor substrate 104, thus reducing or eliminating localized stress failures occurring during subsequent molding processes.

The semiconductor die active surface 112 is aligned such that at least one bond pad 134 is aligned with the semiconductor substrate opening 106. As shown in FIGS. 3 and 4, electrical connections 136 (shown as bond wires in FIG. 3 and TAB connections in FIG. 4) are then attached between the semiconductor die bond pads 134 and traces 138 (which are in electrical communication with electrical components either internal or external to the semiconductor substrate 104) on an active surface 142 of the semiconductor substrate 104 through the semiconductor substrate opening 106.

The semiconductor substrate opening 106 is filled and the electrical connections 136 are covered with a glob top material 144 injected into the opening 106, as shown in FIG. 5. The adhesive tape 108 extending proximate the semiconductor substrate opening edge 132 substantially prevents glob top material 144 from residing between semiconductor die active surface 112 and the semiconductor substrate back surface 114, thereby virtually eliminating problems associated with filler particles used in the glob top material 144. Thus, the electrical connections 136 are protected from bond wire sweep and connection detachment by the glob top material 144.

As shown in FIG. 6, an encapsulant material 146 is molded over the semiconductor die 102. It is, of course, understood that the encapsulant material 146 could be a glob top material applied over the semiconductor die 102 and that the encapsulant material could also be molded to encase the glob top material 144. Again, the adhesive tape 108 extending proximate the semiconductor die edge 128 substantially prevents encapsulant material 146 from residing between semiconductor die active surface 112 and the semiconductor substrate back surface 114, thereby eliminating problems associated with filler particles used in the encapsulant material 146.

In another embodiment of the present invention, the adhesive tape 108 is extended past the semiconductor substrate opening edge 132, as shown in FIG. 7, to provide a detectable surface 152 within the semiconductor substrate opening 106, as shown in

FIG. 8 (an enlargement of inset 8 of FIG. 7). As shown in FIG. 9 (a view along line 9-9 of FIG. 7), the adhesive tape detectable surface 152 can be visually detected through the semiconductor substrate opening 106. Thus, a visual inspection system may then be used to detect the presence and/or misalignment of the adhesive tape 108. Thus, an adhesive tape 108 can be sized and configured both to prevent filler particle lodging, described above, and to allow for visual detection of the presence and/or misalignment of the adhesive tape 108. It is, of course, understood that the adhesive tape 108 may also extend past the semiconductor die edge 128, as shown in FIG. 10, with visual inspection being conducted viewing the semiconductor substrate back surface 114.

10

5

15

20

25

Referring to FIG. 2, an embodiment of the adhesive tape 108 includes the carrier film 116, such as Upilex® (UBE Industries, Ltd., Ube City, Japan), Kapton® (E. I. du Pont de Nemours and Co., Midland, Michigan, USA), or other such films, which carries the first adhesive layer 118 on a first planar surface 122 of the carrier film 116 and a second adhesive layer 124 on a second planar surface 126 of the carrier film 116. The first adhesive layer 118 and the second adhesive layer 124 are preferably different adhesives. The use of differing adhesives compensates for the disparity in thermal expansion values typically existing between semiconductor substrates and semiconductor dice. For example, the first adhesive layer 118 may be used to attach the carrier film 116 to the semiconductor die active surface 112, wherein the first adhesive layer 118 would be selected to accommodate the coefficient of thermal expansion (CTE), adhesion, and modulus properties of the semiconductor die 102, such as a high Tg thermoplastic adhesive. The second adhesive layer 124 may be used to attach the carrier film 116 to the semiconductor substrate back surface 114, wherein the second adhesive layer 124 would be selected to accommodate the CTE, adhesion, and modulus properties of semiconductor substrate 104, such as a low Tg thermoset adhesive. Additionally, the adhesive tape 108 may include only the first adhesive layer 118 laminated with the second adhesive layer 124 without the use of a carrier film (not shown) by processes known in the art. Such a configuration is acceptable so long as the configuration prevents filler particle penetration, as described above. Furthermore, the first adhesive layer 118 and the second

adhesive layer 124 could be of varying thicknesses as needed or required for a specific semiconductor assembly. Preferably, the overall adhesive tape thickness is between about 80 and 200 μ m so as to electrically insulate and attach the semiconductor die 102 to the semiconductor substrate 104.

Additionally, at least one fillet can be created at the junction between an adhesive

5

10

layer and the semiconductor die active surface 112 and/or the semiconductor substrate 104. FIG. 11 illustrates the adhesive tape 108 extending past the semiconductor die edge 128, wherein a first fillet 156 is formed from the first adhesive layer 118 and a second fillet 158 is formed from the second adhesive layer 124. FIG. 12 illustrates the adhesive tape 108 extending past the semiconductor substrate opening edge 132, wherein a third fillet 162 is formed from the first adhesive layer 118 and a fourth fillet 164 is formed from the second adhesive layer 124. FIG. 13 illustrates the adhesive tape 108 extending just short of the semiconductor die edge 128 due to a slight misalignment of the adhesive tape, wherein a fillet 166 composed of a portion of the first adhesive layer 118 and a portion of the second adhesive layer 124 is formed. Such a fillet formation can compensate for slight adhesive tape 108 misalignments by filling any

15

20

25

Filleting of the adhesive layers is caused by flow of the material in the adhesive layers during attachment of the semiconductor die 102 to the semiconductor substrate 104 by processes known in the art, such as heating processes, which cause the adhesive layers 118, 124 to momentarily flow out from the space between the semiconductor die 102 and the carrier film 116 and out from the space between the carrier film 116 and the semiconductor substrate 104, and thereafter solidify. The degree of filleting can be manipulated by varying the thickness of the adhesive layers. Such filleting of the adhesive layers accords additional protection against the possibility of filler particles lodging or wedging between the adhesive layers and the semiconductor die 102 and/or the semiconductor substrate 104.

potential voids between the semiconductor die 102 and the semiconductor substrate 104.

* * * * *

Having thus described in detail preferred embodiments of the present invention, it is to be understood that the invention defined by the appended claims is not to be limited by particular details set forth in the above description, as many apparent variations thereof are possible without departing from the spirit or scope thereof.

CLAIMS

What is claimed is:

- A semiconductor die assembly comprising:
- a semiconductor substrate having a first surface and a second surface, wherein said semiconductor substrate includes at least one opening defined through said semiconductor substrate between said semiconductor substrate first surface and said semiconductor substrate second surface:
- at least one semiconductor die having an active surface with at least one electrical connection area disposed on said semiconductor die active surface;
- at least one adhesive tape interposed between and attaching said semiconductor die active surface and said semiconductor substrate first surface, wherein a width of said at least one adhesive tape extends proximate an edge of said at least one semiconductor die to proximate an edge of said at least one semiconductor substrate opening; and
- said at least one semiconductor die oriented such that said at least one electrical connection area is aligned with said at least one semiconductor substrate opening.
- 2. The semiconductor assembly of claim 1, wherein said width of said at least one adhesive tape extends beyond said edge of said at least one semiconductor substrate opening a distance into said at least one semiconductor substrate opening to provide a detectable surface within said at least one semiconductor substrate opening.
- 3. The semiconductor assembly of claim 1, wherein said width of said at least one adhesive tape extends beyond said edge of said at least one semiconductor die a distance on said semiconductor substrate first surface to provide a detectable adhesive tape surface on said semiconductor substrate first surface.

5

10

15

20

10

15

20

- 4. The semiconductor die assembly of claim 1, further including at least one electrical connection extending between said at least one electrical connection area and at least one trace on said semiconductor substrate second surface.
- 5. The semiconductor die assembly of claim 4, wherein said at least one electrical connection comprises a bond wire.
 - 6. The semiconductor die assembly of claim 4, wherein said at least one electrical connection comprises a TAB connection.
 - 7. The semiconductor die assembly of claim 4, further including a glob top material disposed within said at least one semiconductor substrate opening encasing said at least one electrical connection.
 - 8. The semiconductor die assembly of claim 7, further including an encapsulant material encasing said at least one semiconductor die and said glob top material.
 - 9. The semiconductor die assembly of claim 1, wherein said at least one adhesive tape comprises a planar carrier film including a first surface having a first adhesive disposed thereon and a second surface having a second adhesive disposed thereon.
 - 10. The semiconductor die assembly of claim 9, wherein a composition of said first adhesive differs from a composition of said second adhesive.
 - 11. The semiconductor die assembly of claim 1, further comprising at least one fillet located proximate said at least one adhesive tape and said edge of said at least one semiconductor die.

10

15

20

25

- 12. The semiconductor die assembly of claim 1, further comprising at least one fillet located proximate said at least one adhesive tape and said edge of said at least one semiconductor substrate opening.
- 13. The semiconductor die assembly of claim 1, further comprising at least one fillet located proximate said at least one adhesive tape and said active surface of said at least one semiconductor die.
- 14. The semiconductor die assembly of claim 1, further comprising at least one fillet located proximate said at least one adhesive tape and said semiconductor substrate first surface.

15. A computer comprising:

at least one semiconductor die assembly, said semiconductor die assembly comprising:
a semiconductor substrate having a first surface and a second surface, wherein said
semiconductor substrate includes at least one opening defined through said
semiconductor substrate between said semiconductor substrate first surface and
said semiconductor substrate second surface;

at least one semiconductor die having an active surface with at least one electrical connection area disposed on said semiconductor die active surface;

at least one adhesive tape interposed between and attaching said semiconductor die active surface and said semiconductor substrate first surface, wherein a width of said at least one adhesive tape extends proximate an edge of said at least one semiconductor die to proximate an edge of said at least one semiconductor substrate opening; and

said at least one semiconductor die oriented such that said at least one electrical connection area is aligned with said at least one semiconductor substrate opening.

ABSTRACT OF THE DISCLOSURE


An apparatus and method for preventing damage to tape attachment semiconductor assemblies due to encapsulation filler particles causing damage to a semiconductor die active surface and/or to a corresponding semiconductor substrate surface by providing an adhesive tape which extends across areas of contact between the semiconductor die active surface and the semiconductor substrate. The present invention also includes extending the adhesive tape beyond the areas of contact between the semiconductor die active surface and the semiconductor substrate to provide a visible surface of visual inspection of proper adhesive tape placement.

.10

5

N:\2269\3818 1\div.pat.app.wpd 4/5/00

FIG. 1









FIG. 3










FIG. 7




FIG. 8





FIG. 9






FIG. 11




FIG. 12





FIG. 13






FIG. 15 PRIOR ART




FIG. 16 PRIOX ART




FIG. 17 PRIOR ART






FIG. 18 PRIOR ART





ORNEY)

As an inventor named below or on any attached continuation page, I hereby declare that:

My residence, post office address and citizenship are as stated next to my name.

I believe that I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled TAPE ATTACHMENT CHIP-ON-BOARD ASSEMBLIES AND METHODS OF FABRICATING THE SAME, the specification of which (check one):

is attached hereto.	Haited States and basing social an		ndad an		
□ was filed on as □ was filed on as	United States application serial no PCT international application no	and was amen	ded under PCT Article 19 on		
				 '	
•	d and understand the contents of the above	e-identified specifica	tion, including the claims, as amend	ded by any an	nendment
referred to above.					
I acknowledge the duty to disclos	e to the U.S. Patent and Trademark Office	e all information kno	own to me to be material to the pate	ntability of the	e subject
matter claimed in this application, as	"msteriality" is defined in Title 37, Code	of Federal Regulation	ons § 1.56.	•	
and the second second	and and Title 25 Heisel Control Code	* 110(a) (d) a= * 3((5(h) of any family applications) (•
I hereby claim foreign priority be	enefits under Title 35, United States Code, ternational application(s) designating at lea	, g 119(a)-(u) or g 50 ast one country other	r than the United States of America	or patent or 11	nventor's
attached continuation page and have	also identified below and on any attached	continuation page ar	ny foreign application for patent or	inventor's cer	tificate or
any PCT international application(s)	designating at least one country other than	n the United States of	f America having a filing date before	re that of the a	application(
on which priority is claimed.					
Prior foreign/PCT application(s):					
Thor foleign of apparent,				Priority Cl	aimed
(number)	(countr	(v)	(day/month/year filed)	Yes	No
(Halliber)	()	•37	(eng.monangom mon)	100	110
(number)	(countr	ry)	(day/month/year filed)	Yes	No
	·				
I hereby claim the benefit under	Fitle 35, United States Code, § 120 of any	Omico Siares appro	and the section of th	monar abbuca	uon(s)
esignating the United States of Ame	rica listed below and on any attached cont	tinuation page and, it	nsofar as the subject matter of each	of the claims	of this
oplication is not disclosed in any suc	h prior application in the manner provide	d by the first paragro	aph of Title 35, United States Code	, § 112, I ack	nowledge i
uty to disclose to the U.S. Patent an	d Trademark Office all information knows	n to me to be materi	al to patentability as defined in Title	37. Code of	Federal
amilesians & 1 56 which became ave	ilable between the filing date of such price	or application and the	national or PCT international filin	a date of this	emplication
egulations 9 1.50 which became ave	habit between the ming that of such price	y application and the	Chadolar of 1 C1 international fillip	ik name of mits	application
(application serial no.)	(filing date)		(status - pending, patented or s	(bendoned)	
(application serial no.)	(ming case)		(emus - ponume, pamano or e	Dandoncu)	
(application serial no.)	(filing date)		(status - pending, patented or s	bandoned)	
I hereby claim t	he benefit under Title 35, United States C	ode, § 119(e) of any	y United States provisional applicati	ion(s) listed be	elow:
	•				
(provisional application no.)	(filing date)				
I hereby appoint the following Reg erewith:	istered Practitioners to prosecute this app	lication and to transa	act all business in the Patent and Tr	ademark Offi	ce connecte
erewiui.					
David V. Trask, Reg. No. 22,012	William S. Britt, Reg. No. 20		Thomas J. Rossa, Reg. No. 26,79		
Laurence B. Bond, Reg. No. 30,54	19 Joseph A. Walkowski, Reg. 1		James R. Duzan, Reg. No. 28,393		
Allen C. Turner, Reg. No. 33,041	Kent S. Burningham, Reg. N		Julie K. Morriss, Reg. No. 33,263	3	
Robert G. Winkle, Reg. No. 37,47	4 Edgar R. Cataxinos, Reg. No.		Brick G. Power, Reg. No. 38,581		
Kenneth C. Booth, Reg. No. 42,34	2 Samuel E. Webb, Reg. No. I	P-44,394	Michael L. Lynch, Reg. No. 30,8	71	
Lia M. Pappas, Reg. No. 34,095					
idress all correspondence to:	Joseph A. Walkowski, telephone no.	(801) 532-1922.			
dutess att contespondense so.	TRASK, BRITT & ROSSA	(001) 002 1022			
	P.O. BOX 2550				
	Salt Lake City, Utah 84110				
I hereby declare that all statements	made herein of my own knowledge are to	rue and that all states	ments made on information and bel	lief are believe	ed to be tru
d further that these statements were	made with the knowledge that willful fals	e statements and the	like so made are punishable by fin	ne or imprison	ment, or
oth, under Section 1001 of Title 18 o	f the United States Code and that such wi	illful false statements	s may jeopardize the validity of the	application o	r any paten
sued thereon.					
all name of sole inventor: Tongbi Jis	ing /		17/22/00		
ventor's signature	- Jack Je	Date	12/22/98		
sidence: Boise, Idaho				~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	_
tizenship: People's Republic of Chir	IA C				
st Office Address: 12036 West Patr	ina Drive, Boise, ID 83713				
THE CATHLE LIBERARY TRADE WAR IN THE					